View source for File:Bscan s3 spi isf-reset.vhdl

From Tech

← File:Bscan s3 spi isf-reset.vhdl

Jump to navigation Jump to search

You do not have permission to edit this page, for the following reason:

The action you have requested is limited to users in the group: Users.

You can view and copy the source of this page.

bscan.vhdl to program Flash via xc3s500E (and others?) FPGA's.
Changes:
 * resets 'header' signal after setting have_header<='0'
 * changes to make my Xilinx ISE 14.5 accept it (mostly remove SPI_ACCESS)

Return to File:Bscan s3 spi isf-reset.vhdl.

Retrieved from "http://tech.komputilo.org/index.php/File:Bscan_s3_spi_isf-reset.vhdl"

Navigation menu