Difference between revisions of "FPGA Test Board"
From Tech
Jump to navigationJump to search| Line 8: | Line 8: | ||
* [http://www.xilinx.com/support/documentation/user_guides/ug393.pdf Spartan-6 FPGA PCB Design and Pin Planning Guide] |
* [http://www.xilinx.com/support/documentation/user_guides/ug393.pdf Spartan-6 FPGA PCB Design and Pin Planning Guide] |
||
| + | |||
| + | |||
| + | =See Also= |
||
| + | * [[FPGA]] |
||
| + | * [[Papilio]] |
||
Revision as of 19:17, 18 April 2013
- vq100, FPBG (1mm) footprints
- DisplayPort connector footprints
- A/D converter, for instance AD9764, F9425640 (14 bit, v02), or AD9747, DAC5662IPFB
- 1000BaseT ethernet chip + connector
- 16 pin header
- ?? 96-pin harting connector?
- 25MHz clock, LDO's(1.2V, 2.5, 3.3?), FTDI2232+usb
