Difference between revisions of "VHDL"
From Tech
Jump to navigationJump to search| (4 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
=About the language= |
=About the language= |
||
* [http://en.wikipedia.org/wiki/Vhdl VHDL Wikipedia page] |
* [http://en.wikipedia.org/wiki/Vhdl VHDL Wikipedia page] |
||
| + | * [http://en.wikibooks.org/wiki/Programmable_Logic/VHDL_Module_Structure wikibooks on VHDL] |
||
* List of [http://www.vhdl.org/comp.lang.vhdl/FAQ1.html#3.1 tutorials from the newsgroup FAQ], reading: [http://www.gmvhdl.com/VHDL.html gmvhdl] |
* List of [http://www.vhdl.org/comp.lang.vhdl/FAQ1.html#3.1 tutorials from the newsgroup FAQ], reading: [http://www.gmvhdl.com/VHDL.html gmvhdl] |
||
* [http://www.doulos.com/knowhow/vhdl_designers_guide/ Doulos VHDL Designers Guide] |
* [http://www.doulos.com/knowhow/vhdl_designers_guide/ Doulos VHDL Designers Guide] |
||
* [http://web.engr.oregonstate.edu/~sllu/vhdl/lec2e.html Basic VHDL Constructs], [http://web.engr.oregonstate.edu/~sllu/vhdl/lec8a.html Timing difference of variable and signal in a process], etc. |
* [http://web.engr.oregonstate.edu/~sllu/vhdl/lec2e.html Basic VHDL Constructs], [http://web.engr.oregonstate.edu/~sllu/vhdl/lec8a.html Timing difference of variable and signal in a process], etc. |
||
| + | =Projects on this site= |
||
| + | * [[DX TM1638 Display]] |
||
| + | * [[DCM module VHDL code]], [[DCM module with internal line as CLKIN]] |
||
| + | |||
| + | =Example code= |
||
| + | * [http://hamsterworks.co.nz/mediawiki/index.php/FPGA_Projects Hamsterworks FPGA projects] |
||
=Simulators= |
=Simulators= |
||
* [http://ghdl.free.fr/ GHDL]. This has a nice [http://ghdl.free.fr/site/uploads/Main/ghdl_user_guide/AA_ghdl_guide.html User Guide]. Is included in Debian, for Ubuntu the provided i686 binaries can be used. |
* [http://ghdl.free.fr/ GHDL]. This has a nice [http://ghdl.free.fr/site/uploads/Main/ghdl_user_guide/AA_ghdl_guide.html User Guide]. Is included in Debian, for Ubuntu the provided i686 binaries can be used. |
||
Latest revision as of 17:49, 1 June 2013
About the language
- VHDL Wikipedia page
- wikibooks on VHDL
- List of tutorials from the newsgroup FAQ, reading: gmvhdl
- Doulos VHDL Designers Guide
- Basic VHDL Constructs, Timing difference of variable and signal in a process, etc.
Projects on this site
Example code
Simulators
- GHDL. This has a nice User Guide. Is included in Debian, for Ubuntu the provided i686 binaries can be used.
- FreeHDL
- fauhdlc is an experimental VHDL compiler and interpreter, the compiled result can be simulated with an interpreter.
